Abstract-The analysis and design of the phase-locked loop (PLL) system is presented for the phase tracking system of the three phase utility interface inverters. The dynamic behavior of the closed loop PLL system is investigated in both continuous and discrete-time domains, and the optimization method is considered for the second order PLL system. In particular, the performance of the three phase PLL system is analyzed in the distorted utility conditions such as the phase unbalancing, harmonics, and offset caused by the nonlinear load conditions and measurement errors. The tracking errors under these distorted utility conditions are also derived. The phase tracking system is implemented in a digital manner using a digital signal processor (DSP) to verify the analytic results. The design considerations for the phase tracking system are deduced from the analytic and experimental results.
I. INTRODUCTION
A S increasing demands for the high quality, reliability, and usability of electric power source, the utility interface operation of power converters is often used in advanced power conversion and conditioning systems such as the static VAR compensators, active power filters, uninterruptible power supplies (UPS's), and grid-connected photovoltaic or wind power generation systems [3] . Since the control of the power factor is common goal of these systems and requires the accurate phase information of the utility voltages, the phase tracking system is one of the most important parts of these systems.
The phase-locked loop (PLL) technique has been used as a common way of recovering and synthesizing the phase and frequency information in electrical systems [1] , [2] . In the area of power electronics, the PLL technique has been adopted in the speed control of electric motors [5] , [6] . This is also available for synchronizing the utility voltages and the controlled currents or voltages in utility interface operation of power electronic systems. A simple method of obtaining the phase information is to detect the zero crossing point of the utility voltages [1] . However, since the zero crossing point can be detected only at every half cycle of the utility frequency, the phase tracking action is impossible between the detecting points and thus the fast dynamic performance can not be obtained. An improved method is the technique using the quadrature of the input waveform shifted by 90 [1] . This technique has been often employed in the varManuscript received February 15, 1999; revised December 20, 1999. Recommended by Associate Editor, A. Kawamura.
The author is with the Department of Control and Instrumentation Engineering, Research Institute of Industrial Technology, Gyeongsang National University, Kyungnam 660-701, Korea (e-mail: skchung@nongae.gsnu.ac.kr).
Publisher Item Identifier S 0885-8993(00)03382-2. ious applications for the phase or position detecting [7] . In the three phase systems, the dq transform of the three phase variables has the same behaviors with this technique and the PLL system can be implemented by using the dq transform and appropriate loop filter. This paper describes the characteristics of the three phase PLL systems and discusses the proper design method. Especially, the performance of the PLL system is analyzed and the tracking errors are derived for the distorted utility conditions such as the phase unbalancing, harmonics, and offset. Besides the analytic studies, the experimental verifications are carried out using the digital signal processor (DSP) system under various utility conditions. Through these analytic and experimental works, the important considerations are provided for the design of the phase tracking system in the three phase utility interface inverters.
II. THREE PHASE PLL SYSTEM
The block diagram of the three phase PLL system can be described as shown in Fig. 1 . In this system, the three phase utility voltages can be represented as 
These can be rewritten in the synchronous reference frame using the PLL output as 
The voltage of interest is the d-axis component and derived as
where E m = 0V m and = 0. The angular frequency of the PLL system can be represented aŝ
where K f denotes the gain of the loop filter. If it is assumed that the phase difference is very small, (6) can be linearized as e = E m :
Hence, the PLL frequency! and phase can track the utility frequency ! and phase angle , respectively, by the proper design of the loop filter.
III. CLOSED LOOP SYSTEM

A. Second Order Loop in Continuous-Time Domain
The linearized model of the three phase PLL system can be described as shown in Fig. 2 . The transfer function of the closed loop system can be represented as good trade-off of the filter performance and system stability [1] . The proportional-integral (PI) type filter for the second order loop can be given as
where K p and denote the gains of the PI type filter. The transfer functions of the closed loop system are rewritten in the general form of the second order loop as
where
B. Second Order PLL in Discrete-Time Domain
Since the PLL system is implemented in a digital manner using a digital signal processor (DSP), the discrete-time model is more useful than the continuous-time one. The block diagram of the PLL system in the discrete-time domain is shown in 
For the second order loop using the PI type filter, K d (z) can be 
C. Optimization of Closed Loop Performance
It should be considered in the design of the closed loop system that the dynamic performance satisfies the fast tracking and good filtering characteristics. However, both requirements can not be satisfied simultaneously because these two conditions are inconsistency. Therefore, a trade-off is required in designing of the dynamic behavior of the PLL system.
One of the most widely used techniques is the Wiener method [1] , which is known as the best optimization method. For the second order loop, the transfer function is given as From (12), the damping ratio can be derived as = 0:707 in this optimization method. The closed loop bandwidth of the PLL can be determined by using the stochastic information of the signal and noise, and can be given in the Wiener method as
where 1! is the deviation of the frequency, P s is the input signal power, W o is the input noise spectral density, and is the Lagrangian multiplier that determines the relative proportions of the noise and transient error. However, because it is very difficult to estimate the stochastic information of the noise and this relation does not provide the optimum results under the distorted voltage waveform, the empirical trade-off is used as mentioned below.
The steady state performance of the PLL system is related to the shape of the input and the order of the loop filter. The errors can be derived from (10) and (13). In the second order PLL, the errors for three types of input are summarized in Table I , where 1_! denotes the deviations of the acceleration. It is shown in this table that the PI type second order PLL has the steady state error, known as the tracking error, for the step change of the acceleration which the frequency varies in time. Table I . However, the use of higher bandwidth does not provide better results in all conditions. In some practical cases such as the distorted utility, the tracking error increases as the bandwidth increases. Therefore, the selection of the bandwidth is a compromise between various factors, which will be discussed in next chapters.
IV. ERROR ANALYSYS FOR DISTORTED UTILITY
In practice, the utility voltage is not pure sinusoid but distorted by the various external factors such as the nonlinearities of the load and measurement devices and the signal conversion errors, which results in the phase unbalancing, harmonics, and offset. The distorted utility waveform causes various types of the error in the PLL system, which degrade the control performance of the utility interface inverter system. The errors caused by the distortion of the utility voltage are derived in this chapter.
A. Phase Unbalancing
The utility voltage considering the unbalanced phase can be given as follows: v as =V m cos 
where and are constants. These can be rewritten in the sta- The second terms of the right hand side of (22) and (23) 
Under the assumption that the error = 0 is very small and + = 2, (24) can be simply represented as 
It is noted that the phase unbalancing produces the error with 2! frequency component, where ! is the frequency of the utility voltage as ! = d=dt.
B. Voltage Harmonics
The source of the voltage harmonics can be considered as the nonlinearities of the measurement devices and nonlinear load such as the rectifier load. The utility voltage with harmonics can be represented as follows: It is noted in (34) that the utility harmonics causes the error with the frequency components of 6!; 12!; . . . ; which is the multiples of six of the utility frequency.
C. Voltage Offset
The voltage offset is often produced by the offset of the signal measurement and conversion circuits. The utility voltage with the offset can be expressed as v as = V m cos + V ao 
Therefore, the error caused by the voltage offset can be shown as
It is shown in this result that the error caused by the offset has the same frequency component with that of the utility voltage.
V. EXPERIMENTS
A. Implementation Fig. 6 shows the experimental setup for the proposed three phase PLL system, which consists of the DSP TMS320C31 system with a clock frequency of 40 [MHz] and the arbitrary three phase voltage generator [8] , [9] . The proposed PLL scheme is implemented in the software of the DSP and the sampling frequency is set as 15 [kHz] . The three phase voltages are measured by the isolation transformer and the measured signals are converted to digital ones using the analog-to-digital (A/D) converters with the resolution of 12 bits. The arbitrary voltage generator can produce various conditions of the utility voltage such as the phase unbalancing, harmonics, and offset, which can be used to test the performance of the PLL system. Fig. 7 that the higher bandwidth gives the faster dynamic response. Fig. 8 shows the PLL errors under the phase unbalancing of the utility voltage. The voltages of the phases b and c are given as 90% and 110% of the phase a. As derived in (27), it is shown that the errors caused the phase unbalancing have 2! frequency component. It can be also noted in this figure that the magnitude of the error is reduced as the bandwidth decreases. The error in 50 [Hz] bandwidth is about 50% of that in 1 [kHz] bandwidth. This is the low pass filtering effect of the loop filter and it is known that the lower bandwidth is more effective to reduce the error caused by the phase unbalancing.
B. Experimental Results and Discussions
The responses of the PLL system under the voltage harmonics are shown in Figs. 9 and 10, where the fifth and seventh harmonics are given as 5% and 3% of the fundamental voltage, respectively. Figs. 9 and 10 show the time responses and frequency spectrums, respectively. It is shown in Fig. 9 that error has the frequency component of 6! as shown in (34). The low pass filtering effect is also shown and thus the magnitude of the error decreases as the bandwidth decreases. Fig. 10 shows the frequency spectrums of the utility voltage and cos using the PLL output. It is noted that the fifth and seventh harmonics are reduced as the bandwidth decreases. Fig. 11 shows the responses of the PLL under the voltage offset. The dc voltage, which is 10% of the peak utility voltage, is added to the phase a. It is shown in this figure that the error has the same frequency component with that of the utility voltage as shown in (41). Since the frequency of the error is relatively low, the low pass filtering effect of the loop filter can not be expected. The extremely low bandwidth can provide the filtering effect. However, this degrades the dynamic performance. 
VI. CONCLUSION
The analysis and design of the three phase PLL system for the utility interface inverter have been presented in this paper. The dynamic modeling, characteristics, and optimization of the three phase PLL system have been discussed. Particularly, the errors caused by the distorted utility voltage have been analyzed. From the analytic and experimental studies, the design considerations of the three phase PLL system can be deduced.
The PLL system consists of two major parts, the phase detecting devices and loop filter. The phase detecting can be readily implemented by using the dq transform in the three phase system without additional phase detecting devices. The design parameters of the loop filter are the damping ratio and the natural frequency ! n , which determines the dynamic characteristics. The damping ratio can be chosen by the Wiener method that has been generally accepted as the best optimiza- tion. The bandwidth of the loop filter is a trade-off between the filtering characteristics and fast responses. While the higher bandwidth ensures the faster dynamic responses, the tracking error is increased under the distorted utility conditions. The errors caused by the phase unbalancing and harmonics have the frequency components of 2! and multiples of 6!, respectively, and can be considerably reduced by using the loop filter with the low bandwidth. The errors caused by the voltage offset are the same frequency with that of the utility voltage. In order to reduce this error by the loop filter, the extremely low bandwidth is required. However, this degrades the dynamic performance and is not acceptable. Consequently, the errors caused by the phase unbalancing and harmonics can be reduced by the appropriate design of the loop filter and the bandwidth is a compromise between the filtering performance and fast response. For more efficient filtering characteristics, the high order PLL system can be considered. Since the error caused by offset can not be handled in the loop filter, it should be eliminated in the stage of the voltage measurement and phase detection.
In order to more improve the PLL performance under the distorted utility conditions, several techniques will be considered such as the high order PLL and adaptive cancellation techniques. These are being considered as further works.
